Multilevel DCI-NPC Power Amplifier High-Frequency Distortion Analysis through Parasitic Inductance Dynamic Model

Sala V, Ruiz G, Lopez E, Romeral L. Multilevel DCI-NPC Power Amplifier High-Frequency Distortion Analysis through Parasitic Inductance Dynamic Model. In: AES Convention 128. Audio Engineering Society; 2010.pp. 7998:1-. Available from: https://aes.org/publications/elibrary-page/?id=15295

@inproceedings{Sala2010_15295,
  author = {Sala, Vicent and Ruiz, German and Lopez, Esther and Romeral, Luis},
  title = {{Multilevel DCI-NPC Power Amplifier High-Frequency Distortion Analysis through Parasitic Inductance Dynamic Model}},
  booktitle = {AES Convention 128},
  pages = {7998:1-},
  year = {2010},
  month = may,
  publisher = {Audio Engineering Society},
  url = {https://aes.org/publications/elibrary-page/?id=15295}
}

TY  - CPAPER
TI  - Multilevel DCI-NPC Power Amplifier High-Frequency Distortion Analysis through Parasitic Inductance Dynamic Model
AU  - Sala, Vicent
AU  - Ruiz, German
AU  - Lopez, Esther
AU  - Romeral, Luis
T2  - AES Convention 128
SP  - 1
M1  - Paper 7998
PY  - 2010
DA  - 2010/05/06
UR  - https://aes.org/publications/elibrary-page/?id=15295
PB  - Audio Engineering Society
LA  - en
AB  - The high frequency distortions sources in DCI-NPC (Diode Clamped Inverter- Neutral Point Converter) amplifiers topology are studied and analyzed. It is justified the need of designing a model which contains the different parasitic inductive circuits that presents dynamically this kind of amplifier, as a function of the combination of its active transistors. By means of a proposed pattern layout it is presented a dynamic model of the parasitic inductances of the amplifier Full-Bridge DCI-NPC, and this is used to propose some simple rules for the optimal designing of layouts for this type of amplifiers. Simulation and experimental results are presented to justify the proposed model and the affirmations and recommendations given in this paper.
ER  -