Opens in a new tab

AES E-Library

← Back to search

Convention Paper

An Integrated Digital Audio Signal Processor

Authors: Vandenbulcke, C.; Verspay, J.; Bakker, P.; Persoon, E.; Odijk, E.; van Twist, R.

AES Convention 77 · Paper 2181 · March 1985

Abstract

This paper describes a fully programmable integrated signal processor for digital audio signals (audio signal processor). The key features of the ASP chip are: 1 160 ns instruction cycle time, a 12*24 multiplier, and a wide accumulator. It also contains three separate RAMs, one for storing the program, a second for the audio data, and a third for the coefficients. The chip has several serial audio data interfaces (IIS format), a parallel data interface, and a serial control interface (IIC format). This chip contains all functions for the investigation and the realization of digital sound processing features.

Details

Published in
AES Convention 77
AES Convention
77
Paper number
2181
Publication date
March 6, 1985
Session subject
Digital and Analog Recording
Affiliation
Philips B.V., Eindhoven, The Netherlands (See document for exact affiliation information.)
Type
Convention Paper