Opens in a new tab

AES E-Library

← Back to search

Convention Paper

The Study of Arithmetic and Wordlength Requirements for Digital Audio Filtering Hardware

Authors: Clark, Rob J.; Ifeachor, Emmanuel C.; Rogers, Glenn M.

AES Convention 99 · Paper 4100 · October 1995

Abstract

This paper examines the performance and implementation costs of various filter topologies using fixed and floating-point arithmetic, and paying attention to scaling, quantization noise, coefficient sensitivity, limit cycles, and overflow oscillations. The fractional and integer word-length requirements for various topologies are mathematically simulated. Optimal MAC units for specific topologies in terms of performance and cost are suggested.

Details

Published in
AES Convention 99
AES Convention
99
Paper number
4100
Publication date
October 6, 1995
Session subject
Digital Signal Processing
Affiliation
University of Plymouth, Devon, UK ; Allen & Heath Limited, Penryn, Cornwall, UK ; University of Plymouth, Devon, UK (See document for exact affiliation information.)
Type
Convention Paper