AES E-Library

The Study of Arithmetic and Wordlength Requirements for Digital Audio Filtering Hardware

This paper examines the performance and implementation costs of various filter topologies using fixed and floating-point arithmetic, and paying attention to scaling, quantization noise, coefficient sensitivity, limit cycles, and overflow oscillations. The fractional and integer word-length requirements for various topologies are mathematically simulated. Optimal MAC units for specific topologies in terms of performance and cost are suggested.

 

Author (s):
Affiliation: (See document for exact affiliation information.)
AES Convention: Paper Number:
Publication Date:
Session subject:

DOI:


Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.

Type:
16938
Choose your country of residence from this list: