A data conversion technique suitable for power digital-to-analog converters is described, based on a modified sigma-delta modulator. The pulse-repetition frequency in the bitstream is reduced in order to increase the efficiency in the power output switching stage. The system offers pulse-repetition frequencies comparable to pulse-width modulation-based digital-to-analog converters, but with higher linearity and more than a thirty-fold reduction in clock frequency.
(See document for exact affiliation information.)
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.
