Opens in a new tab

AES E-Library

← Back to search

Convention Paper

The Effects of Sampling Clock Jitter on Nyquist Sampling Analog-to-Digital Converters and on Oversampling Delta Sigma ADCs

Authors: Harris, Steven

AES Convention 87 · Paper 2844 · October 1989

Abstract

Sampling clock jitter is inevitable in a digital studio environment. This paper discusses the audio effects of clock jitter on an analog-to-digital converter (ADC). The clock jitter sensitivity of a conventional Nyquist sampling ADC is compared and contrasted to that of a 3MHz 64X oversampling delta sigma ADC.

Details

Published in
AES Convention 87
AES Convention
87
Paper number
2844
Publication date
October 6, 1989
Session subject
Recording
Affiliation
Crystal Semiconductor Corporation, Austin, TX (See document for exact affiliation information.)
Type
Convention Paper