A dual 18-bit successive approximation CMOS analog-to-digital converter is described with serial data outputs for digital audio applications. The dual a/d converters employ the switched capacitor architecture which also provides an inherent co-phase sample/hold operation for each channel. This low power circuit includes a low-noise band-gap reference and reference buffer amplifiers to drive each of the CDACs. Fast-settling circuits, including latching comparators, permit conversion rates of 1x, 2x or 4x oversampling. Laser trimming of a -trim-DAC- produces performance levels of 0.0025% THD+N and 92dB SNR.
(See document for exact affiliation information.)
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.
